Skip to main content

Trinity College Dublin, The University of Dublin

Menu Search

Trinity College Dublin By using this website you consent to the use of cookies in accordance with the Trinity cookie policy. For more information on cookies see our cookie policy.

Profile Photo

Dr. Shreejith Shanker

Assistant Professor (Electronic & Elect. Engineering)

Dr. Shanker is an Assistant Professor at the Department of Electronic & Electrical Engineering at Trinity College Dublin, The University of Dublin, Ireland, since April 2019. He graduated with a Bachelors degree in Electronics & Communication Engineering from the former the University of Kerala {currently called APJ Abdul Kalam Technological University} in 2006 and a PhD degree from Nanyang Technological University and Technical University of Munich in 2016. From 2015 to 2016, he was a post-doctoral research fellow at the Hardware and Embedded Systems Lab, Nanyang Technological University, Singapore where he was working on cognitive radio architectures and techniques for commercial and aeronautical communication systems. He took up the role of Teaching Fellow at the School of Engineering, The University of Warwick, UK in 2017, where he continued his research on in-network computation and accelerators, while primarily focussing on delivering modules on Computer Architecture and Programming to the undergraduate cohort. He briefly took up the role of Research Fellow at the Electrification Suite and Test Lab , TUM CREATE Ltd, Singapore, exploring research ideas on decentralised compute systems in smart energy systems and power grids before taking up the role of Assistant Professor at Trinity College Dublin, Ireland. His current research explores reconfigurable architectures and frameworks for distributed accelerators that are tightly coupled to the network fabric, with application to autonomous systems, media processing and communication networks. He started his professional career in 2006 as a Design Engineer at Processor Systems India where he was involved in design and verification of high-speed custom logic for network switches and compute accelerators. Later, he joined the Vikram Sarabhai Space Centre, one of the premier research centres under the Indian Space Research Organisation as a Scientist working on design of real-time, mission critical subsystems for launch vehicles and satellite systems.
  Applied Electronics   ARTIFICIAL NEURAL NETWORKS   Automotive Electronics   Communication engineering, technology   Communication Systems   Communications engineering   Computer architecture   Computer Hardware   Computer Networks   Computer/Data/Network Security   Data protection, storage technology, cryptography   Digital Computers/Computing   Digital systems, representation   Distributed systems   Electrical Engineering/Electronics   Electronic circuit design   Electronic Engineering, circuit design   ELECTRONICS   Embedded computing   Field Programmable Gate Arrays (FPGAs)   High Performance Computing   Information/Communication Systems   Integrated Circuits   Intelligent Vehicles   Network technology, Security   Networking   Networks and telecommunications research   NEURAL NETWORKS   Reconfigurable Computing   Signal processing   Systems Engineering   Vehicle technology   Very Large Scale Integration (VLSI)   Wireless Networks
Shashwat Khandelwal, Eashan Wadhwa, Shreejith Shanker, Deep Learning-based embedded Intrusion Detection Systems for CAN bus in Automotive Networks, 33rd IEEE International Conference on Application-specific Systems, Architectures and Processors, Gothenburg, Sweden, July, 2022, IEEE, 2022, Conference Paper, IN_PRESS  TARA - Full Text
Eashan Wadhwa, Shashwat Khandelwal, Shreejith Shanker, IMEC: A Memory-Efficient Convolution Algorithm For Quantised Neural Network Accelerators, 33rd IEEE International Conference on Application-specific Systems, Architectures and Processors, Gothenburg, Sweden, July 2022, IEEE, 2022, Conference Paper, IN_PRESS  TARA - Full Text
Daniel Flood, Neethu Robinson and Shanker Shreejith, FPGA-based Deep-Learning Accelerators for Energy Efficient Motor Imagery EEG classification, 2022 IEEE International Conference on Omni-layer Intelligent Systems (COINS) , Barcelona, Spain, August 1-3, 2022, Conference Paper, IN_PRESS  TARA - Full Text
Shashwat Khandelwal and Shanker Shreejith, A Lightweight Multi-Attack CAN Intrusion Detection System on Hybrid FPGAs, International Conference on Field Programmable Logic and Applications (FPL), Belfast, UK, Aug 29-31, 2022, Conference Paper, PUBLISHED  TARA - Full Text
Shashwat Khandelwal, Shanker Shreejith, A Lightweight FPGA-based IDS-ECU Architecture for Automotive CAN, International Conference on Field Programmable Technology , Hong Kong SAR, China, IEEE, 2022, Conference Paper, IN_PRESS  TARA - Full Text
Thinh H. Pham, Shanker Shreejith, Sebastian Steinhorst, Suhaib A. Fahmy, Samarjit Chakraborty, Heterogeneous Communication Virtualization for Distributed Embedded Applications, Euromicro Conference on Digital System Design (DSD), Palero, Italy, September, 2021, IEEE, 2021, pp10.1109/DSD53832.2021.00047 , Conference Paper, PUBLISHED  TARA - Full Text
Shivaraman, Nitin and Ramanathan, Saravanan and Shanker, Shreejith and Easwaran, Arvind and Steinhorst, Sebastian, DeCoRIC: Decentralized Connected Resilient IoT Clustering, International Conference on Computer Communications and Networks (ICCCN), USA, 2020, Conference Paper, PUBLISHED  TARA - Full Text
Emanuel Regnath, Nitin Shivaraman, Shanker Shreejith, Arvind Easwaran, Sebastian Steinhorst, Blockchain, what time is it? Trustless Datetime Synchronization for IoT, International Conference on Omni-layer Intelligent Systems (COINS), Barcelona, Spain, September, 2020, 2020, Conference Paper, PUBLISHED  TARA - Full Text
Alex R Bucknall, Shanker Shreejith, Suhaib A Fahmy, Build automation and runtime abstraction for partial reconfiguration on Xilinx Zynq Ultrascale+, International Conference on Field-Programmable Technology, December, 2020, 2020, Conference Paper, PUBLISHED  TARA - Full Text
Mathew, Libin K and Shanker, Shreejith and Vinod, AP and Madhukumar, AS, A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 28, (9), 2020, p2074--2078 , Journal Article, PUBLISHED

Page 1 of 4


My research area focuses on building computer architectures that enable unique ways for improving compute efficiency, network performance and provide reactive capabilities to adapt to changing environments, through seamless interaction of software and hardware. I have applied this approach to tailor compute/network architectures in different domains such as automotive embedded systems, cognitive radio systems and internet of things. A key enabler for his research is fully programmable platforms (or reconfigurable hardware), which enables both the software and the underlying hardware to be adapted to the compute requirements and specifications, either statically (i.e., at design time) or dynamically (i.e., at run-time). My research direction focusses on enabling energy-efficient ways to perform compute-intensive tasks like big-data processing or deep learning inference by optimising and combining each layer in the system - from low-level computational building blocks to the software APIs that interface with the accelerators and compiler tools to automate the development and deployment of these solutions. The combined strategy enables right-sizing of operations, interconnection, storage and data movement which are critical components in reducing the energy footprint of such data-intensive tasks. My current research is exploring three core application areas - secure connected automotive systems, bio-information systems for smart health and high-performance video streaming/processing pipelines for visual algorithms in cloud/on-premise. Additionally, we also explore decentralisation of these compute tasks and consensus schemes to enable novel applications that preserve privacy in sensitive data-driven tasks to augment our approach.