Skip to main content

Trinity College Dublin, The University of Dublin

Menu Search

Trinity College Dublin By using this website you consent to the use of cookies in accordance with the Trinity cookie policy. For more information on cookies see our cookie policy.

Profile Photo

Mr. Eugene O'Rourke

Senior Technical Officer (Electronic & Elect. Engineering)

Senior Technical Officer (Trinity Inst. of Neurosciences (TCIN))

Experienced and professional Electronic Engineer and Project Manager with analytical, organisational & problem solving abilities and 25 years of international and multicultural experience in the semiconductor industry, delivering for start-up and multinational companies with tier 1 customers. A customer focused, team player, capable of working on own initiative and excellent communicator, results driven and committed to high standards of operational excellence.
  Biomedical Electronics   ELECTRONICS   Field Programmable Gate Arrays (FPGAs)   Field-Programmable Gate Arrays (FPGAs)   Integrated Circuits   Microelectronics   VHDL, FPGA, DIGITAL DESIGN
Details Date
External Examiner for Electronic Engineering Degree, IT Tallaght 2009 - 2011
TCD Midas Ireland Representative 2018
Details Date From Date To
Midas Ireland( 2011 2018
IEEE 1993 2018
BEAI 2016 2018
T Taylor, Y Zigel, E O'Rourke, E Kelly, F Keane, RW Costello, RB Reilly, Estimating Inspiratory Flow Rate and Volume of Inhalation in the Ellipta Using Audio-Based Methods, 2019, Conference Paper, PUBLISHED
Manuel Carro Dominguez, Clodagh O'Keeffe, Niamh Feerick, Eugene O'Rourke, Richard B Reilly, Cortical Theta Activity and Postural Control in Non-Visual and High Cognitive Load Tasks: Impact for Clinical Studies, 2019 41st Annual International Conference of the IEEE Engineering in Medicine & Biology Society (EMBC), Berlin, July 23-27 2019, 2019, Notes: [DOI: 10.1109/EMBC.2019.8857663], Conference Paper, PUBLISHED
Yaiza Montes-Cebrián, Albert Álvarez-Carulla, Jordi Colomer-Farrarons, Eugene O'Rourke, Ihedinachi Ndukwe, Sean O'Riordan, Michael Hutchinson, Pere LL. MiribelCatalà, Richard B. Reilly, A Portable System for Measuring the Tactile Temporal Discrimination Threshold in Cervical Dystonia, Nano Bio & Med, Barcelona, 2018, Poster, PUBLISHED  URL
Eugene O'Rourke, Soon Shin Chee, 'Power plane and land pad feature to prevent human metal electrostatic discharge damage', United States, 7872346 , 2011, Xilinx, Patent, GRANTED  URL
Niall O hEarcain, Conor McAuliffe, Jerry O'Brien, Eugene O'Rourke, Stephen McDonagh, A 108MS/s Continuous-Time PR1 tape R/W Channel Front End, IEE Systems On A Chip Colloquium, UCD, 1999, 1999, Conference Paper, PUBLISHED
David Moloney, Jerry O'Brien, Eugene O'Rourke, Francesco Brianti, Low-power 200 Msps, area efficient, 5-tap programmable FIR filter, IEE Colloquium on Systems on a Chip, UCD, 1998, pp8/1-8/7 , Notes: [A two-sample per cycle, programmable 5-tap, area efficient, FIR filter for hard-disk drive PRML read-channels is presented. The design is optimised for low-power, achieving a figure of 6.25 /spl mu/W/MHz with a gate density of 2.3 K, by a combination of algorithmic, architectural, circuit-level and layout techniques.], Conference Paper, PUBLISHED
David Moloney, Jerry O'Brien, Eugene O'Rourke & Francesco Brianti, Low-Power 200Msps, Area Efficient, Five-Tap Programmable FIR Filter, IEEE Journal of Solid State Circuits, 33, (7), 1998, p1134 - 1138, Journal Article, PUBLISHED
David Moloney, Jerry O'Brien, Eugene O'Rourke, Francesco Brianti, Low-Power 200Msps, Area Efficient, 5-Tap Programmable FIR Filter, Proceedings of the 23rd European Solid-State Circuits Conference, 1997. ESSCIRC '97. , 1997, Conference Paper, PUBLISHED  URL
E.O'Rourke & Dr. J. B. Foley, Specification, Design And Implementation of a Digital Binary Image Processing ASIC, IEE Colloquium on ASICs For Digital Signal Processing, Savoy Place, London, 7th June, 1993, 1993, Conference Paper, PUBLISHED